Welcome, Guest. Please Login or Register

Reply   Previous topic   Next topic
Common error reduction technique in layout     naveen
 
Common error reduction technique in layout

Use large area to reduce random error
Common Centroid layout to reduce linear gradient errors
Use unit element arrays
Interdigitize for matching
Use of symmetry of photolithographic invariance
Controlled edge or corner effects
Dummy device for similar vicinity
Guard rings for isolation
Careful floor planning


See the attachment file for more details.

Login or Register to view attachments
Reply   Previous topic   Next topic

EDA-BOARDSystem, circuit and LayoutAnalog Layout, mixed signal Layout › Common error reduction technique in layout