Reply   Previous topic   Next topic

PLL Divider paper     suchitav

 

Synchronous programmable divider design for PLL
Using 0.18 um cmos technology
full ieee paper


Login or Register to view attachments

Reply   Previous topic   Next topic

EDA-BOARD › Others › Download › PLL Divider paper